The betatron tune, which is defined as the number of transverse oscillations in one turn of a ring accelerator, is one of the most important parameters. An undesired betatron tune increases the amplitude of the transverse oscillation so that many particles are lost from the ring sooner than designed. Since a betatron tune is controlled by the magnetic fields in the ring, the ripple of the magnet current directly displaces the betatron tune from its designated value. We have developed a system that corrects the betatron tune displacement using the measured magnet current at the Japan Proton Accelerator Research Complex main ring. We adopted field programmable gate arrays to convert from the measured magnet current to the betatron tune in real time. Using the system, we have decreased the fluctuation of the betatron tune σ ν from 5.2 × 10 −4 to 3.3 × 10 −4 at the frequencies less than 250 Hz.
I. INTRODUCTION
P ARTICLES in an accelerator generally oscillate in directions perpendicular to the beam. This transverse oscillation is called the betatron oscillation [1] . The betatron oscillation is usually considered in two independent directions which are the horizontal and vertical directions. In this paper, the horizontal and vertical directions are indicated by x and y, respectively. The transverse position of a particle in an accelerator is described as 
where s is the distance along the reference orbit, φ x,y (s) is the phase function, x,y and φ 0,x,y are constants, and β x,y (s) is referred to as the betatron amplitude function. For a circular accelerator, the number of the oscillation in one turn is called the betatron tune, which is usually indicated by ν x,y . The betatron tune ν x,y is written as
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may excite the amplitude growth of the transverse oscillation which causes beam losses.
In general accelerator tunnels, many magnets including dipole (bending), quadrupole, and sextupole are located along the ring. These magnets are in charge of controlling the parameters of the betatron oscillation. Many of these magnets are electromagnets that consist of magnetic materials and coils. Since the magnetic field of an electromagnet is controlled by the current through the coil, the precise current regulator is the key to the stable operation [2] . However, the magnet current regulators cannot be always optimized, especially for multipurpose synchrotron accelerators. For instance, the Japan Proton Accelerator Research Complex (J-PARC) main ring (MR) [3] provides proton beams to experiments via two different extraction modes. One is called "the fact extraction" (FX), which is used for the neutrino production. Since the neutrino production requires many primary protons, the beam is accelerated as fast as possible, and immediately extracted in the FX mode. To ramp the magnets faster, high-voltage current regulators are mandatory. The other is called "the slow extraction" (SX), which is used for the hadron and nuclear experiments. In these experiments, temporal uniformity of the extracted beam intensity is required so that the number of charged particles that come to their detectors can be limited within their data acquisition performance. In the J-PARC MR, the temporal uniformity is achieved by controlling the betatron tune to slowly approach the resonance condition [4] . This operation is apparently related to precise current regulation. However, high-voltage current regulators generally involve large and slow semiconductor switches, which prevent precise current regulation. In the J-PARC MR, the 4000-V, 2000-A transistors are used at 450 Hz to drive the main magnets. The several synchrotron facilities reported that the betatron tune ripples generated by the magnet current regulators are the primary source of temporal nonuniformity of slowly extracted beams [5]- [7] . High-intensity proton beams for neutrino productions also require the precise betatron tune control. If there are many protons in a bunch, the space charge effect displaces the tunes of the protons. Since the local charge densities are different depending on the positions in the bunch, the tune displacements of the protons are different. Consequently, the tunes of protons in a bunch are broadly distributed so that 0018-9499 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. some of them are close to the resonance condition. In the J-PARC MR, for example, the tune spread is estimated to be 0.4 for 3.2 × 10 13 protons per bunch [8] .
For more precise control of the betatron tune with the highvoltage current regulators, we have developed a system that corrects the betatron tune displacement using the measured magnet current. The schematic is shown in Fig. 1 . In the system, the betatron tune is predicted by the measured magnet current in real time. The predicted betatron tune is used to drive the correction quadrupole magnet. For the real-time conversion from the magnet current to the betatron tune, field programmable gate arrays (FPGAs) are adopted. The reason why the system must have a real-time feature is that the magnet current ripples are generally not predictable since the regulators are affected by the fluctuation of the main ac grid voltage and frequency. The advantage of using the measured magnet current is a nondestructive measurement for the beams. The magnet current is continuously measured for the feedback control of the regulators. Hence, the magnet current is always available as long as the regulators are under operation. On the other hand, the direct measurement of the betatron tune generally involves the excitation of transverse oscillations, which causes additional beam losses. This paper is organized as follows. In Section II, we will describe the experimental setup of our developed system including the details of the hardware. In Section III, the betatron tune predicted by the system will be compared with the direct measurement. The result of the tune correction with the system will be shown in Section IV. Finally, we will summarize this paper in Section V.
II. OVERVIEW OF THE BETATRON TUNE CORRECTION SYSTEM A. Overview
The overview of the experimental setup is shown in Fig. 2 . The J-PARC MR uses 96 bending magnets and 216 quadrupole magnets. 6 current regulators are used for all bending magnets while 11 for quadrupole magnets. All the six regulators for the bends and only the largest two regulators for the quadrupoles make a dominant contribution to the betatron tune. This is the reason why we choose the eight current regulators for the system. The current regulators of the main magnets are located in three different buildings (D1, D2, and D3), which are approximately 1 km apart from each other. On the other hand, only one current regulator of the corrector is located at one of them (D2). Therefore, the measured current of each regulator must be sent to the building where the corrector is located. For this purpose, we use existing optical fibers between the buildings. The fiber length is approximately 600 m. Since there is no fiber between the D2 and D1, the signals from the D1 must go through the D3 before reaching the corrector located at the D2. The maximum delay caused by the data transfer between the buildings is approximately 6 μs, which is ignorable in comparison with the timescale of I . The frequency-domain I of the current regulator for the bends is shown in Fig. 3 . The dominant components are concentrated at the frequencies less than 100 Hz. Three spikes at 600, 1200, and 1800 Hz, which are caused by the rectification, less affect the beam. This is because the magnetic fields at these high frequencies are suppressed by the eddy current induced on beam ducts.
Each current regulator has analog monitor ports including the measured output current I out and the current deviation. The current deviation is defined as I = I ref − I out where the I ref is the reference current. The I out and I are converted to digitized optical signals using the analog-to-digital converter board (AD board) located at each current regulator. The details of the AD board will be described in Section II-B. The FPGA board located at each building collects the I out and I signals from each AD board and sends them to another building. At the final FPGA board at the D2, all I signals are collected and converted to the betatron tune displacement, which is sent to the corrector. This is how we correct the betatron tune using the measured magnet currents. The hardware description of the FPGA board will be in Section II-C. Apart from the I for the correction, the collected I out and I signals are sent to the upper network system via the Ethernet port of the FPGA board. These are used as the on-line monitors of the current regulators. The way to send the collected signals to the upper system will be described in Section II-D.
B. AD Board
The conceptual block diagram and photograph of the AD board are shown in Figs. 4 and 5, respectively. The eight-channel 16-bit analog-to-digital converter (Texas Instruments ADS8568) is adopted for the AD converter IC. The sampling frequency is set to 10 kHz in the system. The digital inputs for the control and the digitized data output are all optical. Although the AD converter IC itself provides both serial and parallel digital outputs, the board only provides the serial digital output. The multiple boards can form into daisy chain so that an additional board can be easily included in the existing system by connecting the new board to the tail of the system. The upper four optical ports in Fig. 4 are for the communication to the master. The AD conversion is triggered by the conversion start' signal. It takes approximately 1.7 μs until the completion. After the AD conversion, the digitized data are transferred to the master via the data out port when the chip select port is asserted. The data transfer starts with the most significant bit of the first channel. The data are updated to the next bit in synchronization with the 20-MHz clock on the clock port. Not only the data from the other channels but also from the other slave boards are also transferred through the data out port. The lower four optical ports in the figure are for the communication to the slave AD boards. The conversion start, clock, and chip select signals are sent to the slave boards using the first three ports out of the lower four. The digitized data of the slave boards are received via the data in port.
C. Hardware Design of the FPGA Board
The conceptual block diagram and photograph of the developed board are shown in Figs. 6 and 7, respectively. We have adopted a system-on-chip (SoC) FPGA for the intelligent component of the board. In a single SoC FPGA chip, a processor, memory controllers, and peripherals are integrated with the FPGA block. Hereinafter, these are collectively referred as to "microcontroller block" against the FPGA block. The details of the chosen SoC FPGA will be described in Section II-C1. General purpose digital input/output (IO) ports and fourchannel analog outputs are available on the board. The specific configuration of the SoC FPGA is loaded from an secure digital card or NOR flash memory. A single gigabit ethernet port is also available so that we can communicate with the board via a network. This FPGA board was originally developed as the multipurpose intelligent I/O board for the J-PARC MR. The other applications are described in [9] .
1) SoC FPGA: We have chosen a device from Altera Cyclone V SX SoC families. The device name is 5CSXC6. The FPGA block includes 41 509 active logic modules, 5570-Kb internal memory, 112 variable-precision DSP blocks, and 288 user I/Os. The microcontroller block includes dual processor cores (ARM Cortex-A9 MPCore), a hardened memory controller. The FPGA block is for functions specific to accelerator components. This block is very suitable, especially, for real-time applications such as power supply control, beam position feedback, low-level RF control, and so on. This is because the functions in the FPGA block are configured as hardened circuits and the timing properties such as throughput and latency are exactly determined. A Linux operating system (OS) is executed in the microcontroller, which can internally communicate with the FPGA block. The double data rate 3 (DDR3) memory devices attached to the microcontroller block are used for the OS expansion. We execute one user program in the OS. The program can start and stop the operation of the functions implemented in the FPGA block. In addition, it plays a role in changing the parameters of the functions. This gives us flexibility for designing circuits in the FPGA block with variable parameters and states. The program also monitors the parameters and states. Some of the parameters and states are required for other accelerator components and must be remotely changed. To carry out these tasks, the program also works as a network socket server so that we can access the board from the outside through an Ethernet port.
2) User Memory Device: We have adopted 1-GB DDR3 as a user memory device. This large memory storage is very useful, especially for accelerators with relatively longer repetition periods. In those accelerators, the states of many accelerator components must vary with the proceeding of beam acceleration. For example, we must vary the currents for the main magnets corresponding to the particle momentum. Therefore, we need to store not a single value but a table of the reference current values. In addition, we usually need to apply some corrections to the accelerator components and the correction values may also be tabled. Fig. 8 shows the block diagram of the firmware on the SoC FPGA. This firmware corresponds to the final FPGA board located at the D2 building. There are two main data (I out , I ) streams in the firmware. One is for the conversion from the I signals to the betatron tune displacement. This Fig. 9 . Comparison between the direct measurement and the prediction. corresponds to the left part of Fig. 8 . The betatron tune displacement can be calculated as the linear combination of the I signals (ν = 8 i=1 α i I i ). The coefficients α i , which are determined by the optics models of the J-PARC MR, are stored in the internal memory. After the conversion, the calculated tune displacement is sent to the corrector. The other stream is for the on-line monitoring. This is described in the right part of Fig. 8 . The received I and I out are temporally stored in the DDR3 connected to the FPGA block. Once the data for one accelerator period, which is either 2.48 or 5.20 s in the case of the J-PARC MR, are stored, they are transferred into the DDR3 connected to the microcontroller block with the direct memory access control. The network program running in the microcontroller block sends the transferred data to the upper system via the Ethernet port. The communication between the FPGA and microcontroller blocks can be done via a standard interface which is called Intel Avalon Interface.
D. Firmware Design of the FPGA

III. COMPARISON WITH THE DIRECT MEASUREMENT
For the direct measurement of the betatron tune, we measure the frequency of the transverse oscillation excited by the stripline kickers [10] . This measurement is destructive and cannot be done for the user operation. Therefore, it is important to compare the predicted tune with the direct measurement during the beam study time. Fig. 9 shows the comparison between the direct measurement and the prediction. Fig. 9(a) shows the direct measurement, while Fig. 9(b) shows the prediction using the system. The corrector was turned off for this comparison. The tendencies of the time variation are roughly the same, although there are some discrepancies between them. There are possible reasons for the discrepancies. One possibility is the precision of the direct measurement. The transverse excitation at some time windows is not enough so that the betatron sideband can be hardly found. Another reason is that the prediction is not done by the all-magnet current regulators as mentioned in Section II-A.
IV. BETATRON TUNE CORRECTION
To examine the effect of the system, we measured the betatron tune three times in the SX mode with the corrector turned on. For the comparison, the betatron tune without the corrector turned off is also measured. The upper three plots in Fig. 10 show the measured betatron tunes with the corrector turned off while the lower three with turned on. The interval between the measured points is 2 ms. Hence, these plots are sensitive to the frequencies below 250 Hz which cover the dominant frequencies of the I (≤100 Hz). In the actual user operation, the beams are controlled to the resonance condition and slowly extracted during these measurement periods. Therefore, the fluctuation of the measured betatron tune in these plots must be smaller with the system. To check this more clearly, we also show the projection of these plots (histograms) in Fig. 11 and performed the Gaussian fitting to these histograms. The upper three histograms correspond to the measurements with the corrector turned off while the lower three with turned on. The standard deviations of the fit Gaussian are shown in Table I . The system reduces the fluctuation by approximately 43%. V. CONCLUSION The betatron tune, which is defined as the number of transverse oscillations in one turn of a ring accelerator, is one of the most important parameters. An undesired betatron tune increases the amplitude of the transverse oscillation so that many particles are lost from the ring sooner than designed. Since a betatron tune is controlled by the magnetic fields in the ring, the ripple of the magnet current directly displaces the betatron tune from its designated value.
We have developed a system that corrects the betatron tune displacement using the measured magnet current at the J-PARC MR. We adopted FPGA to convert the measured magnet current to the betatron tune in real time. The I signals from the eight magnet current regulators are used to calculate the betatron tune displacement. We have only one corrector magnet while these eight regulators are located in different three buildings. Hence, the digitized I signals at each regulator are sent to the building where the corrector is located through the optical fibers.
We performed the direct measurement of the betatron tune with the system. The measurement shows that the system can decrease the fluctuation of the betatron tune σ ν from 5.2×10 −4 to 3.3 × 10 −4 at the frequencies less than 250 Hz.
